

# **JEDEC STANDARD**

---

## **PSO-N/PQFN Pinouts Standardized for 14-, 16-, 20-, and 24-Lead Logic Functions**

---

### **JESD75-6**

**MARCH 2006**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or [www.jedec.org](http://www.jedec.org)

Published by  
©JEDEC Solid State Technology Association 2006  
2500 Wilson Boulevard  
Arlington, VA 22201-3834

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

**PRICE: Please refer to the current  
Catalog of JEDEC Engineering Standards and Publications online at  
<http://www.jedec.org/Catalog/catalog.cfm>**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies  
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association  
2500 Wilson Boulevard  
Arlington, Virginia 22201-3834  
or call (703) 907-7559



## PSO-N/PQFN PINOUTS STANDARDIZED FOR 14-, 16-, 20-, AND 24-LEAD LOGIC FUNCTIONS

(From JEDEC Board Ballot JCB-05-151, formulated under the cognizance of the JC-40 Committee on Digital Logic)

---

### 1 Scope

---

This standard defines device pinouts for 14-, 16-, 20-, and 24-lead logic functions. This pinout standard specifically applies to the conversion of DIP-packaged logic devices to PSO-N/PQFN packages logic devices.

The purpose of this standard is to provide a pinout standard for 14-, 16-, 20-, and 24-lead logic devices offered in 14-, 16-, 20-, and 24-lead PSO-N/PQFN packages for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

---

### 2 Terms and definitions

---

For the purposes of this standard, the following apply:

**DIP:** Dual In-line Pin Package

**HW-PQFP/HV-PQFP/PSO-N:** Dual Compatible Thermally Enhanced Plastic Very Thin and Very Very Thin Fine Pitch Quad Flat No Lead Package (MO-241 Issue B, variations AA, BA (14-lead), AB, BB (16-lead), and AC, BC (20-lead))

**HWF-PQFN/HVF-PQFN:** Thermally Enhanced Plastic Very Thin and Very Very Thin Fine Pitch Quad Flat No Lead Package (MO-220 Issue J, variations VGGD-2 and VGGD-8 (24-lead))

---

### 3 Pinout standard

---

#### 3.1 Description

The following criteria shall be used to convert existing 14-, 16-, 20-, and 24-lead logic devices offered in 14-, 16-, 20-, and 24-pin DIP packages to 14-, 16-, 20-, and 24-lead PSO-N/PQFN packages.

3 Pinout standard (cont'd)

3.2 14-lead PSO-N (MO-241, Variation AA, BA)




Figure 1 — Pin configuration for MO-241, variation AA, BA (bottom view)

3.2 Pin conversion from 14-pin DIP to 14-lead PSO-N

The pin conversion adopts the naming convention of the logic devices in the 14-pin DIP packages.

	Pin Number													
14-pin DIP	1	2	3	4	5	6	7	8	9	10	11	12	13	14
14-lead PSO-N	1	2	3	4	5	6	7	8	9	10	11	12	13	14

Figure 2 — 14-lead pin conversion table

3Pinout standard (cont'd)

3.316-lead PSO-N (MO-241, Variation BA, BB)




Figure 3 — Pin configuration for MO-241, variation BA, BB (bottom view)

3.4Pin conversion from 16-pin DIP to 16-lead PSO-N

The pin conversion adopts the naming convention of the logic devices in the 16-pin DIP packages.

	Pin Number															
16-pin DIP	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
16-lead PSO-N	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Figure 4 — 16-lead Pin Conversion Table

### 3 Pinout standard (cont'd)

#### 3.5 20-lead PSO-N (MO-241, variation AC, BC)




Figure 5 — Pin configuration for MO-241, variation AC, BC (bottom view)

#### 3.6 Pin conversion from 20-pin DIP to 20-lead PSO-N

The pin conversion adopts the naming convention of the logic devices in the 20-pin DIP packages.


	Pin Numbers									
<b>20-pin DIP</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>
<b>20-lead PSO-N</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>
<b>20-pin DIP</b>	<b>11</b>	<b>12</b>	<b>13</b>	<b>14</b>	<b>15</b>	<b>16</b>	<b>17</b>	<b>18</b>	<b>19</b>	<b>20</b>
<b>20-lead PSO-N</b>	<b>11</b>	<b>12</b>	<b>13</b>	<b>14</b>	<b>15</b>	<b>16</b>	<b>17</b>	<b>18</b>	<b>19</b>	<b>20</b>

Figure 6 — 20-lead pin conversion table



### 3 Pinout standard (cont'd)

#### 3.7 24-lead PQFN (MO-220, variations VGGD-2 AND VGGD-8)



**Figure 7 — Pin configuration for MO-220, variations VGGD-2 and VGGD-8, (bottom view)**

#### 3.8 Pin conversion from 24-pin DIP to 24-lead PQFN

The pin conversion adopts the naming convention of the logic devices in the 24-pin DIP packages.

	Pin Numbers											
<b>24-pin DIP</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>	<b>11</b>	<b>12</b>
<b>24-lead PQFN</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	<b>10</b>	<b>11</b>	<b>12</b>
<b>24-pin DIP</b>	<b>13</b>	<b>14</b>	<b>15</b>	<b>16</b>	<b>17</b>	<b>18</b>	<b>19</b>	<b>20</b>	<b>21</b>	<b>22</b>	<b>23</b>	<b>24</b>
<b>24-lead PQFN</b>	<b>13</b>	<b>14</b>	<b>15</b>	<b>16</b>	<b>17</b>	<b>18</b>	<b>19</b>	<b>20</b>	<b>21</b>	<b>22</b>	<b>23</b>	<b>24</b>

**Figure 8 — 24-lead Pin Conversion Table**

---

**4      Reference to other applicable JEDEC standards and publications**

---

JEP95, *JEDEC Registered and Standard Outlines for Solid State and Related Product*



---

**STANDARD IMPROVEMENT FORM****JEDEC JESD75-6**

---

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
2500 Wilson Blvd. Suite 220  
Arlington, VA 22201-3834

Fax: 703.907.7583

---

1. I recommend changes to the following:

☐ Requirement, clause number \_\_\_\_\_

☐ Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other \_\_\_\_\_

---

2. Recommendations for correction:

---

---

---

---

---

3. Other suggestions for document improvement:

---

---

---

---

---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

---

***JEDEC***